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I. INTRODUCTION
Power dividers are used at microwave frequencies to direct the power to two or more loads with minimal loss. The Wilkinson power divider was introduced in 1960 [1] . It is matched at all ports and has good isolation between the output ports within a frequency band. Cohn [2] introduced the multi section hybrids to overcome the bandwidth deficiency of the Wilkinson dividers. Broadband power division using multisection structures was revealed in several works [3] , [4] . RLC networks in series or parallel configuration have been used to design dividers for dual band operation [5] , [6] , [7] . In these studies, a detailed analysis for broadband operation is not available. In [8] , wideband isolation characteristic was analyzed using series RLC network but the final design lacks a good input return loss and insertion loss characteristic.
In this work, the divider with a series RLC network in the isolation arm is analyzed with a special focus on the tradeoff between bandwidth and desired S-parameter level of the isolation and input-output return losses. Analytic expressions for the required component values are derived. Bandwidth limiting effects of the parasitics of the isolation resistor is discussed. A divider structure is designed to eliminate the dominant parasitic effects.
II. ANALYSIS AND DESIGN OF THE DIVIDER
In Fig. 1 , a symmetrical multisection 2-way divider network is depicted. The network is composed of loss less quarter-wave transmission lines apart from the isolation arms shown with gray boxes. For a classical multisection Wilkinson divider, the gray boxes are composed solely of the isolation resistors.
Inclusion of reactive elements in the gray box in addition to the resistor can increase the bandwidth performance of the divider considerably. Fig. 2 -a illustrates the odd mode equivalent circuit of the divider in Fig. 1 . The transmission lines are quarter wavelength at the center frequency of f a.
Zin-l is inductive for f < f a and capacitive for f > f a. This I imits the bandwidth of the divider. For compensation, a resonator with the opposite characteristic is required. A series RLC network shown in Fig. 2 -b is suitable for this purpose. Fig. 3 -a shows the overall structure for the two-section case. Even mode tuning element is a transmission line and odd mode tuning element is a series LC circuit. To preserve the symmetry, capacitors and inductors are placed at two sides of the resistor. We analyze the trade off between bandwidth and the S-parameter levels. The even mode equivalent circuit is illustrated in Fig. 3-b . To maximize the bandwidth of the impedance conversion from Zo to 2Zo, the parameters 2Z 1 and Z2 are chosen to satisfy the following equation [9] :
By allowing a nonzero reflection coefficient Ifel < 0 (0 « 1), the bandwidth of operation can be extended. At the band center, f a, we have:
With the condition f e = 0 at f a (reducing the impedance conversion ratio), (2) can be rewritten as:
Using (1) and (3), Zl and Z2 are calculated as:
The odd mode equivalent circuit is shown in Fig. 3 
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-45 -40 -35 -30 -25 -20 S-parameter level (dB) Fig. 4 . Achievable bandwidth versus the desired S-parameter level for the divider in Fig. 3 . The bandwidth is normalized with the center frequency.
2 .,.,., To calculate L and C analytically, we follow the approach in [2] . We define the bandwidth condition of If e I < 0 as fo(1 -k) < f < fo(1 + k). Since Zl and Z2 are calculated using (4) and (5), k is a known parameter. To maximize the overall bandwidth, we assume that the Ifol < 0 condition covers the same frequency range and calculate L as where woL Zo
c = 1-40 ) t = tan(7r/2 -k7r/2) (10) Fig. 4 shows the bandwidth performance of the divider.
Between the frequencies hand 12, the parameters IS 11 I, IS221, IS321 stay below the prescribed S-parameter level. Fig. 5 is a plot of the required component values to achieve the bandwidth ranges expressed in Fig. 4 . The implementation of this circuit is difficult due to the parasitics of the lumped components. Even the small pad capacitors to ground of the serial components significantly affect the performance. Fig. 6 shows a high frequency model of a chip resistor. For the even mode, the components R, Ls, Cs are not in the picture, but the pad capacitance Cp results in a path to the ground which degrades the bandwidth performance of the divider. To prevent this, Cp should be tuned out. For this purpose, we propose the structure in Fig. 7 where Cp is tuneq out using a shorted transmission line, Zp. The inductor, L , is implemented with a high impedance transmission line, Zs that also compensates the parasitics of the capacitor, C. The new configuration of the isolation arm affects also the even mode circuit. The insertion loss due to the resistor is avoided by placing it at the mid point. Being effective also in the even mode, the network in the isolation arm is optimized to enhance the bandwidth of the input return loss as well as the output return loss and isolation. This extra degree of freedom allows the input transmission line, Zl, to be eliminated. Analysis of these results will be presented in an extended version of this paper.
III. EXPERIMENTAL RESULTS
The divider structure introduced in Fig. 7 was implemented on an AD250 substrate with a thickness of 1.6mm. Fig. 8 shows the photo of the divider. It was designed to achieve over 978'1-4799-3869-8/14/$31.00 ®2014 IEEE (Fig. 7) .
IV. CONCLUSIONS
A series RLC circuit is utilized in the isolation arm of a Wilkinson divider to improve its bandwidth. Parasitic shunt capacitances of the isolation resistors affect the performance negatively. This effect is eliminated using a new power divider Measured return loss and isolation characteristic of the divider in Fig. 8 . structure. Bandwidth response of the divider is promising for wide band applications.
